This Page Is Inserted by IFW Operations and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- ...TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.

VERSION WITH MARKINGS TO SHOW CHANGES MADE

1. (TWICE AMENDED) A programmable logic device comprising:

one or more horizontal routing channels; one or more vertical routing channels;

one or more logic elements each configured to [connect between] (i) receive one or more inputs from one of said horizontal routing channels and one of said vertical routing channels and (ii) present one or more outputs to said horizontal routing channel and said vertical routing channel, wherein each of said logic elements comprises (i) a logic block array[,] and (ii) an interconnect matrix coupled to said logic block array, said horizontal routing channel and said vertical routing channel; and

a memory block [coupled] <u>configured to (i) receive one or</u>

<u>more inputs from and (ii) present one or more outputs</u> to either (a)

said interconnect matrix or (b) said horizontal routing channel and
said vertical routing channel.

- 26. (AMENDED) A programmable logic device comprising:
- a plurality of horizontal routing channels;
- a plurality of vertical routing channels;
- a plurality of first memory blocks; and
- a plurality of logic block arrays, wherein each of said plurality of first memory blocks and each of said plurality of

5

10

15

5

logic block arrays is [coupled between] configured to (i) receive one or more inputs from one of said plurality of horizontal routing channels and one of said plurality of vertical routing channels and (ii) present one or more outputs to said horizontal routing channel and said vertical routing channel.

10

REMARKS

Careful review and examination of the subject application are noted and appreciated.

The present invention concerns a programmable logic device comprising one or more horizontal routing channels, one or more vertical routing channels, one or more logic elements, and a memory block. Each of the one or more logic elements may be configured to (i) receive one or more inputs from one of the horizontal routing channels and one of the vertical routing channels and (ii) present one or more outputs to the horizontal routing channel and the vertical routing channel. The logic elements may comprise (i) a logic block array and (ii) an interconnect matrix coupled to the logic block array, the horizontal routing channel and the vertical routing channel. The memory block may be configured to (i) receive one or more inputs from and (ii) present one or more outputs to either (a) the interconnect matrix or (b) the horizontal routing channel and the vertical routing channel and the

SUPPORT FOR CLAIM AMENDMENTS

Support for the amendments to the claims may be found in the drawings (e.g., FIGS. 2, 3, and 8) and the specification (e.g., page 10, line 11 through page 12, line 9), as originally filed. As such, no new matter has been added.

CLAIM REJECTIONS UNDER 35 U.S.C. §102(e)

The rejection of claims 1, 6-15, 17 and 21-25 under 35 U.S.C. §102(e) as being anticipated by McClintock et al. '679 (hereinafter McClintock) is respectfully traversed and should be withdrawn. The present invention was conceived prior to March 24, 1999, the earliest effective filing date of McClintock. The present invention was diligently reduced to practice prior to December 30, 1999, the filing date of the present application. Therefore, McClintock is not a proper prior art reference.

The earliest priority date of McClintock is March 24, 1999. In particular, McClintock has a filing date of March 23, 2000 (see McClintock at page 1, item (22)), but claims the benefit of U.S. provisional application No. 60/126,235, filed March 24, 1999. The present invention was conceived prior to March 24, 1999 (see paragraph no. 2 of the Declarations of Timothy M. Lacey and David L. Johnson). Therefore, the earliest effective filing date of McClintock is after the conception of the present invention.

The attached Exhibits A-C and the Declaration of Timothy M. Lacey provide evidence of the prior conception and diligence up to the filing date (i.e., December 30, 1999) of the present application. David L. Johnson is no longer employed by Cypress Semiconductor Corporation. A copy of the attached Declaration of David J. Johnson has been sent to his last known address via certified mail. If a response is received, the response will

promptly be sent to the Patent Office. If no response is received, Applicants' representative respectfully requests that David L. Johnson be considered "otherwise unavailable" and the Declaration of Timothy M. Lacey be accepted as sufficient (see MPEP §715.04, citing In re Carlson, 27 USPQ 400 (CCPA 1935)).

The presently pending invention was conceived prior to the effective date of McClintock and diligently reduced to practice (see paragraph nos. 2-4 of the Declarations of Timothy M. Lacey and David L. Johnson). Therefore, McClintock is not prior art against the claims. As such, the presently pending claims are fully patentable and the rejection should be withdrawn.

CLAIM REJECTIONS UNDER 35 U.S.C. §102(b)

The rejection of claims 1, 2, 6, 7, 13-15, 17-27, and 29-32 under 35 U.S.C. §102(b) as being anticipated by Cliff et al. 195 (hereinafter Cliff) has been obviated by appropriate amendment and should be withdrawn.

Cliff discloses a programmable logic array integrated circuit device (Title). The programmable logic array integrated circuit device includes a plurality of regions 20 of programmable logic disposed in a two-dimensional array of intersecting rows and columns (Abstract and FIG. 1 of Cliff). Interconnection conductors associated with each row include horizontal conductors 60 that extend continuously along the entire length of the row and

horizontal conductors 70 that extend continuously along only the left or right half of the row (Abstract and FIG. 1 of Cliff). Interconnection conductors associated with each column include vertical conductors 80 (Fig. 1 of Cliff). The device of Cliff includes a central column of random access memory regions 40 (column 5, lines 25-32 of Cliff). One RAM region 40 is associated with each row of the device (column 13, lines 40-41 of Cliff). Cliff appears to be silent regarding the logic modules 30 and the RAM regions 40 receiving inputs from the vertical conductors 80.

In contrast, the presently claimed invention provides one or more logic elements configured to (i) receive one or more inputs from a horizontal routing channel and a vertical routing channel and (ii) present one or more outputs to the horizontal routing channel and the vertical routing channel, where the logic element comprises (i) a logic block array and (ii) an interconnect matrix coupled to the logic block array, the horizontal routing channel and the vertical routing channel. Assuming, arguendo, that (i) the presently claimed horizontal routing channel is similar to the horizontal interconnection conductors 60 of Cliff, (ii) the vertical the vertical routing channels are similar to interconnection conductors 80 of Cliff, (iii) the interconnect matrix is similar to the horizontal interconnection conductors 70 of Cliff and (iv) the logic block array is similar to the plurality of logic modules 30 of Cliff (for which Applicants' representative does not necessarily agree), Cliff does not appear to disclose or suggest all of the elements of the presently claimed invention.

specifically, Cliff discloses that the plurality of logic modules 30 receive inputs from the horizontal interconnection conductors 60 and 70 via region feeding conductors 90 (FIG. 3 of Cliff and column 9, lines 7-40). Neither the region feeding conductors 90 nor the horizontal interconnection conductors 70 appear to connect to the vertical interconnection conductors 80 (see FIG. 3 of Cliff). Therefore, Cliff does not disclose or suggest either a logic element configured to (i) receive one or more inputs from a horizontal routing channel and a vertical routing channel or an interconnect matrix coupled to the logic block array, the horizontal routing channel and the vertical routing channel, as is presently claimed. As such, Cliff does not disclose or suggest all of the elements of the presently claimed invention and the rejection should be withdrawn.

In addition, the RAM regions 40 of Cliff does not appear to (i) receive inputs from the vertical interconnection conductors 80' that extend along the column of RAM regions or (ii) present outputs to the horizontal interconnection conductors 70 (FIGS 1, 2, and 7 and column 8, lines 1-10 of Cliff). Therefore, Cliff does not disclose or suggest a memory block configured to (i) receive one or more inputs from and (ii) present one or more outputs to either (a) the interconnect matrix or (b) the horizontal routing

channel and the vertical routing channel, as is presently claimed.

As such, Cliff does not disclose or suggest all of the elements of the present invention and the rejection should be withdrawn.

CLAIM REJECTIONS UNDER 35 U.S.C. \$103

The rejections of claims 3-5 and 28 under 35 U.S.C. \$103(a) as being unpatentable over Cliff in view of Veenstra '791 (hercinafter Veenstra) and claims 12 and 16 under 35 U.S.C. \$103(a) as being unpatentable over Cliff in view of Jefferson et al. '552 (hercinafter Jefferson) have been obviated by appropriate amendment and should be withdrawn.

Claims 3-5, 12, 16 and 28 depend either directly or indirectly from independent claim 1 or 26, which, for the reasons stated above, are believed to be fully patentable over Cliff, Veenstra and Jefferson, alone or in combination, do not cure the deficiencies of Cliff and the rejection should be withdrawn.

Veenstra teaches an embedded memory block with a FIFO mode for a programmable logic device (Title). A logic array block 220 of Veenstra and an embedded array block 240 of Veenstra appear to connect to different sets of vertical conductors 264 of Veenstra (FIG. 2 and column 4, lines 22-44).

In contrast, the presently claimed invention provides (a) logic element configured to (i) receive one or more inputs from a horizontal routing channel and a vertical routing channel and (ii)

present one or more outputs to the horizontal routing channel and the vertical routing channel, where the logic element comprises (i) a logic block array and (ii) an interconnect matrix coupled to the logic block array, the horizontal routing channel and the vertical routing channel and (b) a memory block configured to receive one or more inputs from and present one or more outputs to either (i) the interconnect matrix or (ii) the horizontal routing channel and the vertical routing channel. Assuming, arguendo, that (i) the presently claimed horizontal routing channel is similar to the horizontal conductors 262 of Veenstra, (ii) the vertical routing channels are similar to the vertical conductors 264 of Veenstra, (iii) the logic block array is similar to the logic array block 220 of Veenstra and (iv) the first memory block is similar to the embedded array block 240 of Veenstra (for which Applicants' representative does not necessarily agree), Veenstra does not cure the deficiencies of Cliff.

Specifically, since the logic array block 220 of Veenstra and the embedded array block 240 of Veenstra are connected to different sets of vertical conductors, Veenstra does not teach or suggest (a) a logic element configured to (i) receive one or more inputs from a horizontal routing channel and a vertical routing channel and (ii) present one or more outputs to the horizontal routing channel and the vertical routing channel, where the logic element comprises (i) a logic block array and (ii) an interconnect

matrix coupled to the logic block array, the horizontal routing channel and the vertical routing channel and (b) a memory block configured to receive one or more inputs from and present one or more outputs to either (i) the interconnect matrix or (ii) the horizontal routing channel and the vertical routing channel, as presently claimed. Therefore, Veenstra and Cliff, alone or in combination, do not teach or suggest all the elements of the presently claimed invention and the rejection should be withdrawn.

Jefferson does not cure the deficiencies of Cliff and/or Jefferson discloses a programmable logic integrated circuit with an on chip DLL or PLL for clock distribution (Title). Jefferson appears to be silent regarding a memory block coupled to either an interconnect matrix or a horizontal routing channel and a vertical routing channel, as is presently claimed. Jefferson is silent regarding a memory block coupled to either an interconnect matrix or a horizontal routing channel and a vertical routing channel, Jefferson does not teach or suggest a logic element comprising (i) a logic block array and (ii) an interconnect matrix coupled to the logic block array, a horizontal routing channel and a vertical routing channel and (b) a memory block configured to receive one or more inputs from and present one or more outputs to either (i) the interconnect matrix or (ii) the horizontal routing channel and the vertical routing channel, as Therefore, Cliff and Jefferson, alone or in presently claimed.

combination, do not teach or suggest all the elements of the presently claimed invention.

Cliff, Veenstra, and Jefferson, either alone or in combination, do not teach or suggest all the elements of the presently claimed invention. As such, the presently claimed invention is believed to be fully patentable over the cited references and the rejection should be withdrawn.

Accordingly, the present application is in condition for allowance. Early and favorable action by the Examiner is respectfully solicited.

The Examiner is respectfully invited to call the Applicants' representative should it be deemed beneficial to further advance prosecution of the application.

If any additional fees are due, please charge our office Account No. 50-0541.

Respectfully submitted,

CHRISTOPHER P. MAIORANA, P.C.

Robert M. Miller

Registration No. 42,892

24025 Greater Mack, Suite 200

St. Clair Shores, MI 48080

(586) 498-0670

Dated: December 11, 2001

Docket No.: 0325,00292

EXHIBIT A

Ultra39000 Family Architecture Spec

Table of Contents

1.	Purpo	ose/scope:	٠ ر
	1.1 Pur	pose	€
	1.2 Scc	pe	€
2.	Respo	onsibilities:	е
	2.1 Def	fining the process	€
	2.2 Per	forming the process	6
	2.3 Red	cord keeping	€
3,	Refer	enced Documents:	6
4.		jals: N/A	
5.	Equip	ment; N/A	7
6.		y: N/A	
7.	Critica	al Requirements Summary: N/A	7
8.		ating Procedures and ResPonsibilities:	
		nctional Description	
		Logic Block Cluster	
		SRAM Blocks	
		Clocks	
		I/O Blocks	
		Horizontal/Vertical Routing Channels	
		IEEE std 1149.1-1990	
		Configuration	
		ster Description	
	8.2.1	1	
	8.2.2		
		Clocks	
	8.2.4		
		Cluster Memory	
•		Cluster PIM (Programmable Interconnect Matrix)	
		Dual Port Configuration	
		FIFO Configuration	
		Channel Memory Architecture Details	
		bal Clocking and Control Description	
		PLL Capabilities	
		Block Description	
		I/O Cell	
		Output Control Channel	
	8.6 Glo	bal Routing Description	-65 -65
		Routing Channel Sources	
		PIM Configurations	
		PIM Connection Table Specifications	



	8.6.4	Routing Interface	, 71
8	7 Cor	nfiguration Description:	78
•	871	Configuration Methods	78
	872	Configuration Bit Count	83
	8.7.3	Configuration Initialization	85
	8.7.4	Compression	85
8.	.8 IEE	E 1149.1 Interface Description:	8
	8.8.1	Test Access Port:	86
		TAP Controller:	
	8.8.3	Instructions	86
	8.8.4	Registers	88
8.	9 Pac	kages and Pinouts	91
9,	Qualit	y Requirements: N/A	96
10.	Recor	rds	,.96
		ntive Maintenance	
		ng Sheets/Forms/appendix: n/a	

Table of Figures

Figure 8.1: Block diagram of CY39K768	17
Figure 8.2: Cluster block diagram	12
Figure 8.3: Ultra39000 logic block	
Figure 8.4: Ultra39000 product term matrix (PTM).	1€
Figure 8.5: Ultra39000 macrocell.	17
Figure 8.6: Example 4-bit adder using carry logic.	22
Figure 8.7: Block diagram of cluster memory block	24
Figure 8.8: Cluster memory PIM block diagram.	
Figure 8.9: Block diagram of channel memory block	30
Figure 8.10: Block diagram of Dual Port channel memory.	33
Figure 8.11: Block diagram of FIFO channel memory block	36
Figure 8.12: Internal flag logic used to create FIFO flag outputs	
Figure 8.13: Block diagram of the internal architecture of the channel memory block	
Figure 8.14: Channel memory block interface to routing channels	
Figure 8.15; Global clock mux	
Figure 8.16: Timing relationship between different clock phases in X2 mode	55
Figure 8.17: Banking of I/O blocks for the 39K1536	
Figure 8.18: Block diagram of I/O block.	
Figure 8.19; Block diagram of I/O cell	63
Figure 8.20: Ultra39000 routing interface.	67
Figure 8.21: Traditional PIM.	
Figure 8.22: Two-Stage PIM	
Figure 8.23: Routing from a channel into the I/O block	
Figure 8.24: Configuration timing for master serial mode	
Figure 8 25: IEEE 1149 1 registers	90

Table of Tables

Table 8.1; Ultra39000 CPLD family summary	
Table 8.2: Total embedded memory for each member of the Ultra39000	9
Table 8.3: Summary of macrocell configuration bits	.18
Table 8.4: XOR input mux configuration bits.	.18
Table 8.5: Carry chain mux configuration bits.	.18
Table 8.6; Macrocell output mux configuration bit	.18
Table 8.7: PRESET and RESET mux configuration bits.	.19
Table 8.8: Macrocell register clock configuration bits	.19
Table 8.9: Carry chain input connections to product terms.	.23
Table 8.10: Cluster memory block size configuration bits.	.25
Table 8.11: Cluster memory mode configuration bit	.25
Table 8.12: Cluster memory clock selection configuration bits	.26
Table 8,13: Cluster memory output path mode	26
Table 8.14: Cluster memory power-down configuration bit.	26
Table 8.15: Cluster memory PIM parameters	28
Table 8.16: Asynchronous and synchronous configurations of channel memory	.43
Table 8.17: Channel memory block signal list	.47
Table 8.18: Summary of channel memory configuration bits	.48
Table 8.19: Channel memory mode selection configuration bits	48
Table 8.20: Channel memory block size configuration bits	48
Table 8.21: Asynchronous and synchronous mode configuration bits	.48
Table 8.22: Port A and B output path configuration bits.	.49
Table 8.23: Port A and Port B input clock selection configuration bits	.49
Table 8.24: Port A and Port B output register clock selection configuration bits	
Table 8.25: Port B data input source configuration bit	,49
Table 8.26: Port A and Port B data output source configuration bits	
Table 8.27: Input source selection configuration bits,	.50
Table 8.28: Timing of clock phases for all divide options for a VCO frequency of	
250MHZ	
Table 8.29: Using the PLL phase outputs to improve setup, hold, and clock-to-out	
Table 8.30: Configuration bit values for multiply mode of the PLL.	
Table 8.31: Configuration bit values for feedback delay mux	
Table 8.32: Configuration bit values for divide mux	
Table 8.33: Configuration bit values for phase selection mux	
·	57
Table 8.35: Configuration bit values for global clock mux 3	57
Table 8.36: Configuration bit values for global clock mux 2.	57
Table 8.37: Configuration bit values for global clock mux 1.	
Table 8.38: Configuration bit values for global clock mux 0.	
Table 8.39: PLL power-down configuration bit modes	
Table 8.40: VCCIO levels for all I/O standards supported in the Ultra39000.	
Table 8.41: VREF levels for all I/O standards supported in the Ultra39000	
Table 8.42: Output slew rate configuration bit	62

Table 8.43: I/O cell register input mux configuration bit	62
Table 8.44: I/O cell input mux configuration bit.	,62
Table 8.45: I/O cell output mux configuration bit	62
Table 8.46: Output enable selection configuration bits	63
Table 8.47: I/O cell register clock selection configuration bits	64
Table 8.48: I/O cell register clock enable selection configuration bits	64
Table 8.49: I/O cell register reset selection configuration bits	65
Table 8.50: Registered output enable configuration bit	65
Table 8.51: Number of routing tracks for each source group.	68
Table 8.52: Routing channel track count for all members of the Ultra39000	68
Table 8.53: PIM parameters for channel-to-cluster PIM	71
Table 8.54: PIM parameters for cluster-to-channel PIM	72
Table 8.55: PIM parameters for channel-to-memory PIM	73
Table 8.56: PIM parameters for channel-to-OCC/I/O Block PIM	76
Table 8.57: PIM parameters for H-V and V-H PIM	78
Table 8.58: Package pins for Master Serial configuration mode	79
Table 8.59: Package pins for Non-Volatile configuration mode	82
Table 8.60: Pads on the Ultra39000 used to	,83
Table 8.61: Configuration bit counts	84
Table 8,62: Huffman codes for bit stream compression	85
Table 8.63 IEEE 1149.1 Instructions	87
Table 8.64: IEEE 1149.1 configuration Instructions.	87
Table 8.65; IEEE 1149.1 non-volatile instructions.	88
Table 8.66: IEEE 1149.1 registers	89




Figure 8.1: Block diagram of CY39K768

Document History Page

Document Title:

Ultra39000 Family Architecture Specification

Document Number:

40-00129

Rev.	ECN No.	Issue Date	Orig. of Change	Description of Change
**	59138		MMQ	Original document
*A	60891		TLM	Correct errors and incorporate architecture changes

Distribution: E-OREGON, E-CTI

Posting:

None



EXHIBIT B

Cypress Semiconductor Invention Disclosure Form

1.	IN۷	ΈN	T	OR

A.	Name: Timothy M. Lacey	Empl. No	Ext. No.
	Citizenship: USA	Dept No: NEDC	Home No:
	Home mailing address:		
8.	Name: David L. Johnson	Empl No:	Ext. No
	Citizenship: USA	Dept No: PLD	Home Notice
	Home mailing address:		
C.	Name: Jeffery Mark Marshall	Empl No:	Ext. No.
	Citizenship: USA	Dept No: PLD	Home No:
	Home mailing address:		

2. TITLE OF INVENTION:

Improved programmable logic device architecture

3. CONCEPTION OF INVENTION

- A. Date of first drawings:

 Where can first drawings be found: Ultra39000 Family Architecture Spec
- B. Date of first written description: Where is the description:

Cypress Memolog:

BXM#2 SRAM CPLD MKT TL#165 ALG#213 BWG#68 MMQ#1

C. Date of first oral disclosure to others:

4. CONSTRUCTION OF DEVICE

- A. Date completed: October 99 (forecast)
- B. Was a prototype made: No
- C. By whom made: Cypress Semiconductor
- D. Where can the prototype be found: N/A

5. TEST OF THE DEVICE

- A. Date tested: February 00 (forecast)
- B. Witness(es): N/A
- C. Results: N/A

6. SALE

A. Was invention sold?: No B. Date of first sale: N/A

Inventor:		Date:
Inventor:		Date:
Inventor:		Date:
Witness, Read, and Understood	bv:	Date:
Witness, Read, and Understood	bv:	Date:
Confidential	Page I	07/14/99



7. USE

- A. Is invention presently being used: Yes
- B. Are there specific plans for its use in the near future?: Yes, the Delta39K family of PLD products.
- 8. RELATED PRINTED PUBLICATIONS, PATENTS, PATENT APPLICATIONS:

List of 39K disclosures:

Search of Altera and Xilinx patents.

- 9. DURING PERFORMANCE OF GOVERNMENT CONTRACT WAS INVENTION
 - A. Conceived: No
 - B. Constructed: No
 - C. Tested: No
 - D. Contract No: N/A
- 1. General purpose of invention. State in general terms the objects of the invention.

The purpose of the invention is to provide a programmable logic architecture that has all the benefits of traditional CPLD and FPGA architectures with out the disadvantages.

2. Describe old method(s), if any, of performing the function of the invention.

Traditionally there are two types of programmable logic architectures: CPLD's and . FPGA's.

An example of a CPLD architecture is Cypress' 37000. The architecture is constructed as a one-dimensional array of logic blocks made of 16 macrocells and a product term array connected through a single central interconnect scheme. It achieves high performance by being able to complete a complex logic function in a single pass of the logic array, and has predictable timing by having every output or I/O pin connected to every logic block input through a central interconnect structure. The product is non-volatile by using a EEPROM process.

An example of an FPGA architecture is Xilinx 4000. This architecture is constructed from a two dimensional array of logic blocks called CLB's that are made from 4 input look-up-tables (LUTs) and flip-flops; the LUTs can be used as distributed memory blocks. The architecture supports a low standby power and the most advanced technology available because the LUT's use a simple logic CMOS process. It also achieves high density because the 2 dimensional array of CLB's and the segmented interconnect structure scale very well.

Inventor:		Date:
Inventor:		Date:
Inventor:		Date:
Witness, Read, and Understood by:		Date:
Witness, Read, and Understood by:		Date:
Confidential	Page 2	07/14/99



3. Indicate the disadvantages of the old method(s).

CPLD architectures have the following disadvantages:

- Complex process technology hurts performance and cost.
- High standby power limits capacity and applications.
- No available on chip RAM
- Maximum capacity of the device is limited by interconnect structure performance, power, technology and die cost.
- Core voltages, I/O voltages, and I/O standards are not flexible.
- I/O cell with synchronous OE to support NoBL or ZBT.

FPGA architectures have the following disadvantages:

- Volatile process requires a FLASH/EEPROM to be added to the design.
- Segmented routing architecture limits performance, and makes timing unpredictable.
- Dual port or FIFO memory is slow and inefficient to implement with LUTs.
- Complex design in process because products do pet have predictable timing, short compile times, in-system-reprogrammability (ISR), and pin fixing.
- Core voltage is not flexible, and is driven by the current process. Product migration is made very difficult.
- No support for JTAG boundary scan.

4. Describe the construction of your invention, showing the changes, additions and improvements over the old method.

The construction of the invention is described in detail in the attached Ultra39000 Family Architecture Spec. The 39K architecture is an extension to Cypress' Ultra37000 architecture. The Delta39000 CPLD family contains several basic architectural components that are assembled in differing numbers of rows and columns. The main architectural components include logic block clusters, channel memory, cluster memory, horizontal routing channels, vertical routing channels, I/O blocks, and the control block.

Instead of using an EEPROM technology the 39K is using an advanced CMOS logic process. The product will still be capable of being non-volatile by having a separate non-volatile storage device within the same package. This will put the product technology two generations ahead of all other CPLD's. The product will support external core voltages of 3.3V, 2.5V, or 1.8V through the use of an internal voltage regulator. This allows the customer to choose the most painless core voltage, and migrate to the latest technology with out changing the power supply scheme.

Instead of using a single global interconnect scheme the 39K is using a hierarchical two-dimensional routing scheme. The logic blocks are grouped in clusters. These clusters

Inventor:		Date:
Inventor:		Date:
Inventor:		Date:
Witness, Read, and Understood by:		Date:
Witness, Read, and Understood by:		Date:
Confidential	Page 3	07/14/99



are placed in a two dimensional array that uses horizontal routing channels to connect in the x axis, and vertical routing channels to connect in the y axis.

Two blocks of highly configurable RAM are placed inside each of the clusters. This RAM can be configured as asynchronous, synchronous inputs, synchronous outputs, pipelined, x1, x2, x4, x8, look up tables, and ROM code. The RAM is placed inside of the cluster to achieve high performance with the local logic blocks.

Next to each cluster is a configurable channel memory that it connected to the vertical and horizontal routing channel. The channel memory is configurable as a synch dual port, asynchronous dual port, synchronous FIFO, x1, x2, x4, and x8. This memory is placed in the routing channels to achieve high performance with the I/O blocks.

Unlike the 37K the I/O cells are not connected to the logic block macrocells. Instead the 39K has an I/O block that contains 21 I/O cells that is connected to the end of each horizontal or vertical routing channel. The I/O cell also contains an input or output register, oe register, programmable slew rate control, and programmable bus hold. The 39K has four global inputs that can be used for output enables, register resets, and register clock enables. The separate I/O block allows for improved design "fitting", pinout flexibility, and I/O performance. The I/O blocks are combined to form I/O banks that allow the I/O to support all of the current I/O standards within the 1.5V to 3.3V range.

Like the 37K the 39K supports JTAG boundary scan, and the JTAG programming standard STAPL. The 39K also supports JTAG INTEST, and full scan. The 39K support several configuration mode that use compression/de-compression to reduce the storage requirement, and error checking to detect problems. These configuration modes include master serial, master parallel, and JTAG (IEEE std 1149.1 interface).

The 39K contains four global clocks that go to every register. The part also has a PLL that can deliver to any or all of the four clocks a multiplied, divided, phase shifted, or de-skewed version of the clock 1 input.

To reduce the power of the device no sense amps are used on the part. The logic block AND plane and OR plane use a complex CMOS logic gate instead of the traditional high power sense amps. The rams use a novel ATD circuit to remove the need for RAM sense amps, and to prevent DC power consumption.

5. Give details of the operation if not already described under 4.

Attached to this disclosure is the Ultra39000 Family Architecture Spec, which describes the architecture in detail.

6. State the advantages of your invention over what has been done before.

Advantages over what has been done before:

- Removed need for EEPROM and high voltage to get advanced process technology, which improves performance and cost.
- Non-volatile part uses separate off chip non-volatile storage device within the same package.

Inventor:		Date:
Inventor:	454	Date:
Inventor:		Date:
Witness, Read, and Understood by:		Date:
Witness, Read, and Understood by:		Date:
Confidential		07/14/99



- Removed DC power consumption by using complex CMOS gates for the AND and OR plane instead of sense amps.
- Added large configurable single port RAM, dual port RAM, and FIFO's.
- Using novel ATD scheme to remove RAM DC power.
- Largest CPLD device on the market because of advanced process, hierarchical (multi-stage PIM) routing structure, reduction of power.
- I/O cells are configurable to support I/O standards LVCMOS, LVTTL, HSTL, SSTL, PCI, and GTL+; I/O cells are banked to support multiple standards within the same product.
- Programming of device is achieved in-system using the STAPL programming interface.
- The hierarchical PIM based routing structure allows for a high-speed compact routing structure that allows for a simple timing model.
- Including dedicated dual port memory logic and arbitration, and FIFO memory logic and flags improve memory performance and increases the capacity of the device.
- The global nature of the routing structure means that no place and route step is needed. This reduces compile time, and increases predictability. The routing structure insures pin out flexibility. And the STAPL interface allows the part to be reconfigured in-system.
- The on-chip voltage regulator allows for a flexible core voltage.
- JTAG boundary scan (including INTEST) allows for easy board, and design debug.

7. Indicate any alternate method of construction.

The size and number of the logic blocks, clusters, single port RAM, dual port RAM, FIFO RAM, I/O blocks, PLLs, and routing channels could be smaller or larger. The architecture could be extended to more levels of hierarchy; for example, there could be groups of clusters called pods that could be connected with a another level of vertical and horizontal routing. The architecture could be constructed without some of the base components like the PLL, Regulator, channel memory, or the cluster memory.

8. If a joint invention, indicate what contribution was made by each inventor.

The architecture definition was a large collaborative effort that extents far beyond the three inventors presented in this disclosure.

9. Features which are believed to be new.

First PLD to:

•	Use a separate off	hip non-volatile sto	orage device w	ithin the same pac	kage.

Inventor:	Date:
Inventor:	Date:
Inventor:	Date:
Witness, Read, and Understood by:	Date;
Witness, Read, and Understood by:	Date:
04000670 b of 40144104 5:00:04 BBI (Conform Clandard Time) UP 5	07/14/00



- Including dedicated dual port memory logic and arbitration, and FIFO memory logic and flags improve memory performance and increases the capacity of the device.
- Have two types of memory, at different levels of the hierarchy. Single port RAM tightly coupled to logic blocks, and the Dual port RAM tightly coupled to the I/O cells, and the global routing.
- Use a novel ATD scheme to remove RAM DC power.
- Have a hierarchical PIM based routing structure providing a high-speed compact routing structure that allows for a simple timing model.
- Have an on-chip voltage regulator that allows for a flexible core voltage.
- Have JTAG scan modes including INTEST to allow for easy system, and design debug.

First CPLD to:

- Remove the need for EEPROM and high voltage to get advanced process technology, which improves performance and cost.
- Remove DC power consumption by using complex CMOS gates for the AND and OR plane instead of sense amps.
- Have large configurable single port RAM, dual port RAM, and FIFO's with dedicated logic and features to improve performance.
- Have I/O cells that are configurable to support multiple I/O standards LVCMOS, LVTTL, HSTL, SSTL, PCI, and GTL+; I/O cells that are banked to support multiple standards within the same product.

10. State opinion of relative value of invention,

The future of Cypress's PLD business depends on the success of the 39K family, and our ability to protect ourselves from litigation.

Inventor:	Date:
Inventor:	Date:
Inventor:	Date:
Witness, Read, and Understood by:	Date:
Witness, Read, and Understood by:	Date:
Confidencial	07/14/99

EXHIBIT C



September 13, 1999

Andrew D. Fortney, Ph.D., Esq. CYPRESS SEMICONDUCTOR CORP. 3939 N. First Street San Jose, CA 95134

Mr. Christopher Maiorana CHRISTOPHER P. MAIORANA, P.C. 21643 E. Nine Mile Road, Suite A St. Clair Shores, Michigan 48080

> RE: New U.S. Patent Applications Our Refs: CD99047 and CD99069

Dear Chris:

Please find enclosed an invention disclosure by Cypress employees Timothy M. Lacey, David L. Johnson and Joffery Mark Marshall entitled IMPROVED PROGRAMMABLE LOGIC DEVICE. (I would like to delete the word "Improved" from the title.) The invention was presented at a patent review meeting at Cypress. The consensus was that at least two ideas therein are patentable. We would appreciate your preparation of two full applications to file with the Patent and Trademark Office, one directed to the overall architecture, and one directed to the "channel memory" aspect.

to clarify points in the accompanying paperwork Please contact Tim (phone: and discuss strategies for drafting the applications. Please copy me all correspondence sent to the inventors. We would also like you to review the invention disclosure for additional patentable subject matter. Copies of other patent applications filed on various aspects of this project (the "Delta 39K" PLD) are being sent separately. Please review the pending applications and provide me with a list of those subject matter topics in the enclosed invention disclosure for which we could pursue patent protection.

Please note that we have set a budget of the preparation of each application and for the list of other patent topics. Please contact me if you think you may exceed the budget. Our goals are to receive a first draft within about 6 weeks and to file each application within 13 weeks. Thank you for your cooperation with our efforts.

Sincerely,

Andrew D. Formey, Ph.D., Esq.

Senior Corporate Counsel/Director of Intellectual Property

Invention Disclosure; references

cc (letter only): Paul Keswick, Tim Lacey, David Johnson, Mark Marshall, Jack Berg

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Application of	Timothy M. Lacey et al.	
Serial No.:	09/475,879	
Title:	PROGRAMMABLE LOGIC DEVICE	
Filed:	December 30, 1999	
Examiner:	Tran, A.	
Art Unit:	2819	
A wistout Com	DECLARATION OF DAVID L. JOHNSON UNDER 37 C.F.R. 1.131 missioner for Patents	
Washington, I		
Dear Sir:		
I, David L. Jol	hnson hereby declare and state:	
1.	I was employed by Cypress Semiconductor Corporation from	lo
err-	, where my job title was	
2.	Prior to March 24, 1999, Timothy M. Lacey and I conceived the invention c	laime

2. Prior to March 24, 1999, Timothy M. Lacey and I conceived the invention claimed in the above-identified patent application as shown by the pages of the Ultra39000 Family Architecture Spec attached as Exhibit A. The redacted dates on the Document History Page (i.e., page 98 of 98) show document issue dates which were before March 24, 1999 (see MPEP §715.07, "ESTABLISHMENT OF DATES", allowing allegation that acts referred to occurred prior to a specified date where the actual dates have been redacted).

- 3. The invention claimed in the above identified application was diligently reduced to practice as shown by the attached Exhibits B and C. Exhibit B is a copy of a Cypress Semiconductor Invention Disclosure Form for the present invention. The notations in the lower right hand corner of pages 1 through 6 of 6 in Exhibit B show a date of July 14, 1999. Dates pertaining to the conception of the present invention which have been reducted occurred prior to March 24, 1999 (see MPEP §715.07, "ESTABLISHMENT OF DATES", allowing allegation that acts referred to occurred prior to a specified date where the actual dates have been reducted). Exhibit C is a copy of a letter dated September 13, 1999 from Cypress Semiconductor's Corporate Counsel engaging Applicants' representative's law firm to prepare the application filed December 30, 1999.
- 4. In my opinion, the attached Exhibits A and B corresponding to the Ultra39000 Family Architecture Spec and the Cypress Semiconductor Invention Disclosure Form, respectively, describe the claimed invention and convey information sufficient to enable one skilled in the relevant art to make and use the claimed invention.
- 5. To the best of my knowledge, no working samples of the Delta 39K family were sent to any party outside Cypress until December 30, 1999 or later.

6. I declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of this application or any patent issuing thereon.

David L. Johnson	a. (1.2 U.N. \$1
Date	

EXHIBIT A

Ultra39000 Family Architecture Spec

Table of Contents

1.		rpose/Scope:	
	1.1	Purpose	.6
	1.2 5	Scope	.6
2.	Re	sponsibilities:	.6
	2.1	Defining the process	.6
	2.2 F	erforming the process	6,
		Record keeping	
3,	Re	ferenced Documents:	.6
4.	Ма	iterials: N/A	.7
5.		uipment; N/A	
6.		fety: N/A.,	
7.		tical Requirements Summary: N/A	
8.		erating Procedures and ResPonsibilities:	
		Functional Description	
		.1 Logic Block Cluster	
		.2 SRAM Blocks	
		I.3 Clocks	
		.4 I/O Blocks	
		.5 Horizontal/Vertical Routing Channels	
	٠	1.6 IEEE std 1149.1-1990	
		.7 Configuration	
		Cluster Description	
	8.2		
	8.2		
		2.3 Clocks	
	8.2	2.4 Logic Block	13
		2.5 Cluster Memory	
		2.6 Cluster PIM (Programmable Interconnect Matrix)	
		Channel Memory	
		3.1 Dual Port Configuration	
		3.2 FIFO Configuration	
		3.3 Channel Memory Architecture Details	
		Global Clocking and Control Description	
		L1 PLL Capabilities	
		/O Block Description	
	8.5	5.1 I/O Cell	31
	0.5	5.2 Output Control Channel	35
		Global Routing Description	
		8.1 Routing Channel Sources	
		5 2 PIM Configurations	
	გ.ნ	5.3 PIM Connection Table Specifications	71

	8,6.4	Routing Interface	.71
8.	7 Con	figuration Description:	.78
	8.7.1	Configuration Methods	.78
	8.7.2	Configuration Bit Count	.83
	873	Configuration Initialization	,85
	8.7.4	Compression	.85
8.	8 IEEI	E 1149.1 Interface Description:	.86
	8.8.1	Test Access Port:	.86
	8.8.2	TAP Controller:	.86
	8.8.3	Instructions	.86
	884	Registers	.88
8.	9 Pac	kages and Pinouts	,91
9.	Quality	Requirements: N/A	.96
10.	Record	ds	.96
11.	Prevei	ntive Maintenance	,96
12.	Postin	g Sheets/Forms/appendix: n/a	.96

Table of Figures

Figure 8.1; Block diagram of CY39K768	
Figure 8.2: Cluster block diagram	.12
Figure 8.3: Ultra39000 logic block	14
Figure 8.4: Ultra39000 product term matrix (PTM).	.16
Figure 8.5: Ultra39000 macrocell.	.17
Figure 8.6: Example 4-bit adder using carry logic	22
Figure 8.7; Block diagram of cluster memory block	24
Figure 8.8: Cluster memory PIM block diagram.	27
Figure 8.9: Block diagram of channel memory block	.30
Figure 8.10: Block diagram of Dual Port channel memory	.,33
Figure 8.11: Block diagram of FIFO channel memory block	36
Figure 8.12: Internal flag logic used to create FIFO flag outputs	
Figure 8.13; Block diagram of the internal architecture of the channel memory block.	
Figure 8.14: Channel memory block interface to routing channels	
Figure 8.15: Global clock mux	
Figure 8.16: Timing relationship between different clock phases in X2 mode	
Figure 8,17: Banking of I/O blocks for the 39K1536	
Figure 8.18; Block diagram of I/O block	
Figure 8.19: Block diagram of I/O cell	
Figure 8.20: Ultra39000 routing interface.	.67
Figure 8.21: Traditional PIM.	
Figure 8.22: Two-Stage PIM	70
Figure 8.23: Routing from a channel into the I/O block	
Figure 8.24: Configuration timing for master serial mode	
Figure 8.25: IEEE 1149.1 registers.	90

Table of Tables

Table 8.1: Ultra39000 CPLD family summary.	8
Table 8.2: Total embedded memory for each member of the Ultra39000	9
Table 8.3: Summary of macrocell configuration bits	18
Table 8.4: XOR input mux configuration bits.	18
Table 8.5: Carry chain mux configuration bits.	18
Table 8.6; Macrocell output mux configuration bit.	18
Table 8.7: PRESET and RESET mux configuration bits.	19
Table 8.8: Macrocell register clock configuration bits	19
Table 8.9; Carry chain input connections to product terms.	23
Table 8.10: Cluster memory block size configuration bits	25
Table 8.11: Cluster memory mode configuration bit	.,25
Table 8.12: Cluster memory clock selection configuration bits.	26
Table 8.13: Cluster memory output path mode	26
Table 8.14: Cluster memory power-down configuration bit.	26
Table 8.15: Cluster memory PIM parameters	28
Table 8.16: Asynchronous and synchronous configurations of channel memory	43
Table 8.17: Channel memory block signal list.	47
Table 8.18: Summary of channel memory configuration bits	48
Table 8.19: Channel memory mode selection configuration bits	48
Table 8.20: Channel memory block size configuration bits.	48
Table 8.21: Asynchronous and synchronous mode configuration bits	48
Table 8.22: Port A and B output path configuration bits	49
Table 8.23: Port A and Port B input clock selection configuration bits.	49
Table 8.24: Port A and Port B output register clock selection configuration bits	49
Table 8.25: Port B data input source configuration bit	49
Table 8.26: Port A and Port B data output source configuration bits	49
Table 8.27: Input source selection configuration bits.	50
Table 8.28: Timing of clock phases for all divide options for a VCO frequency of	- 4
250MHZ	
Table 8.29: Using the PLL phase outputs to improve setup, hold, and clock-to-out	50
Table 8.30: Configuration bit values for multiply mode of the PLL.	50
Table 8.31: Configuration bit values for feedback delay mux	50
Table 8.32: Configuration bit values for divide mux	50
Table 8.33: Configuration bit values for phase selection mux	01
Table 8.34: Configuration bit values for lock detect I/O pin.	51
Table 8.35: Configuration bit values for global clock mux 3.	0 / 5 7
Table 8,36: Configuration bit values for global clock mux 2	ə/
Table 8.37; Configuration bit values for global clock mux 1	58
Table 8.38: Configuration bit values for global clock mux 0.	ენ ეგ
Table 8.39: PLL power-down configuration bit modes	ວຽ
Table 8.40: VCCIO levels for all I/O standards supported in the Ultra39000	ou
Table 8.41: VREF levels for all I/O standards supported in the Ultra39000	
Table 8.42: Output slew rate configuration bit	02

Table 8.43: I/O cell register input mux configuration bit	62
Table 8.44: I/O cell input mux configuration bit	62
Table 8.45: I/O cell output mux configuration bit	.,62
Table 8.46: Output enable selection configuration bits	63
Table 8.47: I/O cell register clock selection configuration bits	64
Table 8.48: I/O cell register clock enable selection configuration bits	64
Table 8.49: I/O cell register reset selection configuration bits	65
Table 8.50: Registered output enable configuration bit	65
Table 8.51: Number of routing tracks for each source group	68
Table 8.52: Routing channel track count for all members of the Ultra39000	68
Table 8.53: PIM parameters for channel-to-cluster PIM	71
Table 8.54; PIM parameters for cluster-to-channel PIM	72
Table 8.55: PIM parameters for channel-to-memory PIM	73
Table 8.56: PIM parameters for channel-to-OCC/I/O Block PIM	76
Table 8.57: PIM parameters for H-V and V-H PIM,	78
Table 8.58: Package pins for Master Serial configuration mode	79
Table 8.59: Package pins for Non-Volatile configuration mode	82
Table 8.60: Pads on the Ultra39000 used to	83
Table 8.61: Configuration bit counts	84
Table 8.62: Huffman codes for bit stream compression.	85
Table 8.63 IEEE 1149.1 Instructions	87
Table 8.64: IEEE 1149.1 configuration Instructions.	87
Table 8.65: IEEE 1149.1 non-volatile instructions	88
Table 8.66: IEEE 1149.1 registers	,89




Figure 8.1: Block diagram of CY39K768

Document History Page

Document Title:

Ultra39000 Family Architecture Specification

Document Number:

40-00129

Rev.	ECN No.	Issue Date	Orig. of Change	Description of Change
**	59138		MMQ	Original document
₹Aï	60891		TLM	Correct errors and incorporate architecture changes

Distribution: E-OREGON, E-CTI

Posting:

None



EXHIBIT B

Cypress Semiconductor Invention Disclosure Form

٦	i	IN۱		ΝП	р
- 4			, _ :		

A.	Name: Timothy M. Lacey	Empl. No	Ext. No.
	Citizenship: USA	Dept No: NEDC	Home No:
	Home mailing address:		
B.	Name: David L. Johnson	Empl No:	Ext. No
	Citizenship: USA	Dept No: PLD	Home Not
	Home mailing address:		
Ç.	Name: Jeffery Mark Marshall	Empl No:	Ext, No.
	Citizenship: USA	Dept No: PLD	Home No:
	Home mailing address:		

2. TITLE OF INVENTION:

Improved programmable logic device architecture

3. CONCEPTION OF INVENTION

- A. Date of first drawings:

 Where can first drawings be found: Ultra39000 Family Architecture Spec
- B. Date of first written description:
 Where is the description:

Cypress Memolog:

BXM#2 SRAM CPLD MKT TL#165 ALG#213 BWG#68 MMQ#11

C. Date of first oral disclosure to others: To whom: Chris Norris

4. CONSTRUCTION OF DEVICE

- A. Date completed: October 99 (forecast)
- B. Was a prototype made: No
- C. By whom made: Cypress Semiconductor
- D. Where can the prototype be found: N/A

5. TEST OF THE DEVICE

- A. Date tested: February 00 (forecast)
- B. Witness(es): N/A
- C. Results: N/A

6. SALE

A. Was invention sold?: No B. Date of first sale: N/A

Inventor:			Thurs.
Inventor:	· · · · · · · · · · · · · · · · · · ·		Date:
Inventor			Date:
Witness, Rund, and Understood by:	···		Date:
Winness, Read, and Understood by:	*	1.1 6	Date:
Confidential	Page I	*	07/14/00



7. USE

- A. Is invention presently being used: Yes
- B. Are there specific plans for its use in the near future?: Yes, the Delta39K family of PLD products.
- 8. RELATED PRINTED PUBLICATIONS, PATENTS, PATENT APPLICATIONS:

List of 39K disclosures:

Search of Altera and Xilinx patents.

- 9. DURING PERFORMANCE OF GOVERNMENT CONTRACT WAS INVENTION
 - A. Conceived: No B. Constructed: No
 - C. Tested: No
 - D. Contract No: N/A
- 1. General purpose of invention. State in general terms the objects of the invention.

The purpose of the invention is to provide a programmable logic architecture that has all the benefits of traditional CPLD and FPGA architectures with out the disadvantages.

2. Describe old method(s), if any, of performing the function of the invention.

Traditionally there are two types of programmable logic architectures: CPLD's and . FPGA's.

An example of a CPLD architecture is Cypress' 37000. The architecture is constructed as a one-dimensional array of logic blocks made of 16 macrocells and a product term array connected through a single central interconnect scheme. It achieves high performance by being able to complete a complex logic function in a single pass of the logic array, and has predictable timing by having every output or I/O pin connected to every logic block input through a central interconnect structure. The product is non-volatile by using a EEPROM process.

An example of an FPGA architecture is Xilinx 4000. This architecture is constructed from a two dimensional array of logic blocks called CLB's that are made from 4 input look-up-tables (LUTs) and flip-flops; the LUTs can be used as distributed memory blocks. The architecture supports a low standby power and the most advanced technology available because the LUT's use a simple logic CMOS process. It also achieves high density because the 2 dimensional array of CLB's and the segmented interconnect structure scale very well.

nventor:	Date:
nventor:	Date;
nventor:	Date:
Witness, Read, and Understood by:	Date:
Witness, Read, and Understood by:	Dute:
04000670 b at 40/44/04 \$100:04 BM Prodom Oten dand Times 2	07/14/99



3. Indicate the disadvantages of the old method(s).

CPLD architectures have the following disadvantages:

- Complex process technology hurts performance and cost.
- High standby power limits capacity and applications.
- No available on chip RAM
- Maximum capacity of the device is limited by interconnect structure performance, power, technology and die cost.
- Core voltages, I/O voltages, and I/O standards are not flexible.
- I/O cell with synchronous OE to support NoBL or ZBT.

FPGA architectures have the following disadvantages:

- Volatile process requires a FLASH/EEPROM to be added to the design.
- · Segmented routing architecture limits performance, and makes timing unpredictable.

 • Dual port or FIFO memory is slow and inefficient tolimplement with LUTs.
- · Complex design in process because products do pet have predictable timing, short compile times, in-system-reprogrammability (ISR), and pin fixing.
- · Core voltage is not flexible, and is driven by the current process. Product migration is made very difficult.
- No support for JTAG boundary scan.

4. Describe the construction of your invention, showing the changes, additions and improvements over the old method.

The construction of the invention is described in detail in the attached Ultra39000 Family Architecture Spec. The 39K architecture is an extension to Cypress' Ultra37000 architecture. The Delta39000 CPLD family contains several basic architectural components that are assembled in differing numbers of rows and columns. The main architectural components include logic block clusters, channel memory, cluster memory, horizontal routing channels, vertical routing channels, I/O blocks, and the control block.

Instead of using an EEPROM technology the 39K is using an advanced CMOS logic process. The product will still be capable of being non-volatile by having a separate nonvolatile storage device within the same package. This will put the product technology two generations ahead of all other CPLD's. The product will support external core voltages of 3.3V, 2.5V, or 1.8V through the use of an internal voltage regulator. This allows the customer to choose the most painless core voltage, and migrate to the latest technology with out changing the power supply scheme.

Instead of using a single global interconnect scheme the 39K is using a hierarchical two-dimensional routing scheme. The logic blocks are grouped in clusters. These clusters

nventor:	Date:
nventor:	Date:
nventor:	Date:
Witness, Read, and Understood by:	
Witness, Read, and Understood by:	Date:
IGAGORGE S at 40/44/04 5:00:04 DN Footom Clandard Time! 3	07/14/99



are placed in a two dimensional array that uses horizontal routing channels to connect in the x axis, and vertical routing channels to connect in the y axis.

Two blocks of highly configurable RAM are placed inside each of the clusters. This RAM can be configured as asynchronous, synchronous inputs, synchronous outputs, pipelined, x1, x2, x4, x8, look up tables, and ROM code. The RAM is placed inside of the cluster to achieve high performance with the local logic blocks.

Next to each cluster is a configurable channel memory that it connected to the vertical and horizontal routing channel. The channel memory is configurable as a synch dual port, asynchronous dual port, synchronous FIFO, x1, x2, x4, and x8. This memory is placed in the routing channels to achieve high performance with the I/O blocks.

Unlike the 37K the I/O cells are not connected to the logic block macrocells. Instead the 39K has an I/O block that contains 21 I/O cells that is connected to the end of each horizontal or vertical routing channel. The I/O cell also contains an input or output register, oe register, programmable slew rate control, and programmable bus hold. The 39K has four global inputs that can be used for output enables, register resets, and register clock enables. The separate I/O block allows for improved design "fitting", pinout flexibility, and I/O performance. The I/O blocks are combined to form I/O banks that allow the I/O to support all of the current I/O standards within the 1.5V to 3.3V range.

Like the 37K the 39K supports JTAG boundary scan, and the JTAG programming standard STAPL. The 39K also supports JTAG INTEST, and full scan. The 39K support several configuration mode that use compression/de-compression to reduce the storage requirement, and error checking to detect problems. These configuration modes include master serial, master parallel, and JTAG (IEEE std 1149.1 interface).

The 39K contains four global clocks that go to every register. The part also has a PLL that can deliver to any or all of the four clocks a multiplied, divided, phase shifted, or de-skewed version of the clock 1 input.

To reduce the power of the device no sense amps are used on the part. The logic block AND plane and OR plane use a complex CMOS logic gate instead of the traditional high power sense amps. The rams use a novel ATD circuit to remove the need for RAM sense amps, and to prevent DC power consumption.

5. Give details of the operation if not already described under 4.

Attached to this disclosure is the Ultra39000 Family Architecture Spec, which describes the architecture in detail.

6. State the advantages of your invention over what has been done before.

Advantages over what has been done before:

- Removed need for EEPROM and high voltage to get advanced process technology, which improves performance and cost.
- Non-volatile part uses separate off chip non-volatile storage device within the same package.

Inventor:	Date:
Inventor:	Date:
Inventor:	Date:
Witness, Read, and Understood by:	
Witness Dood and Understand him	Date:
4980673 > at 12/11/01 5:22:24 PM [Eastern Standard Time]gc 4	07/14/99

Received from < 8104980673 > at 12/11/01 5:22:24 PM [Eastern Standard Time] $_{gc}$ 4



- Removed DC power consumption by using complex CMOS gates for the AND and OR plane instead of sense amps,
- · Added large configurable single port RAM, dual port RAM, and FIFO's.
- Using novel ATD scheme to remove RAM DC power.
- Largest CPLD device on the market because of advanced process, hierarchical (multi-stage PIM) routing structure, reduction of power.
- I/O cells are configurable to support I/O standards LVCMOS, LVTTL, HSTL, SSTL, PCI, and GTL+; I/O cells are banked to support multiple standards within the same product.
- Programming of device is achieved in-system using the STAPL programming interface.
- The hierarchical PIM based routing structure allows for a high-speed compact routing structure that allows for a simple timing model.
- Including dedicated dual port memory logic and arbitration, and FIFO memory logic and flags improve memory performance and increases the capacity of the device.
- The global nature of the routing structure means that no place and route step is needed. This reduces compile time, and increases predictability. The routing structure insures pin out flexibility. And the STAPL interface allows the part to be reconfigured in-system.
- The on-chip voltage regulator allows for a flexible core voltage.
- JTAG boundary scan (including INTEST) allows for easy board, and design debug.

7. Indicate any alternate method of construction,

The size and number of the logic blocks, clusters, single port RAM, dual port RAM, FIFO RAM, I/O blocks, PLLs, and routing channels could be smaller or larger. The architecture could be extended to more levels of hierarchy; for example, there could be groups of clusters called pods that could be connected with a another level of vertical and horizontal routing. The architecture could be constructed without some of the base components like the PLL, Regulator, channel memory, or the cluster memory.

8. If a joint invention, indicate what contribution was made by each inventor.

The architecture definition was a large collaborative effort that extents far beyond the three inventors presented in this disclosure.

9. Features which are believed to be new.

First PLD to:

Use a separate off chip non-volatile storage device within the same package.

Inventor:	Date;
Inventor:	Dare:
Inventor:	Date:
Witness, Read, and Understood by:	Date:
Received from < 8104980673 > at 12/11/01 5:22:24 PM [Eastern Standard Time]	Date:



- Including dedicated dual port memory logic and arbitration, and FIFO memory logic and flags improve memory performance and increases the capacity of the device.
- Have two types of memory, at different levels of the hierarchy. Single port RAM tightly coupled to logic blocks, and the Dual port RAM tightly coupled to the I/O cells, and the global routing.
- Use a novel ATD scheme to remove RAM DC power.
- Have a hierarchical PIM based routing structure providing a high-speed compact routing structure that allows for a simple timing model.
- Have an on-chip voltage regulator that allows for a flexible core voltage.
- Have JTAG scan modes including INTEST to allow for easy system, and design debug.

First CPLD to:

- Remove the need for EEPROM and high voltage to get advanced process technology, which improves performance and cost.
- Remove DC power consumption by using complex CMOS gates for the AND and OR plane instead of sense amps.
- Have large configurable single port RAM, dual port RAM, and FIFO's with dedicated logic and features to improve performance.
- Have I/O cells that are configurable to support multiple I/O standards LVCMOS, LVTTL, HSTL, SSTL, PCI, and GTL+; I/O cells that are banked to support multiple standards within the same product.

10. State opinion of relative value of invention.

The future of Cypress's PLD business depends on the success of the 39K family, and our ability to protect ourselves from litigation.

Inventor:	Date:
Inventor:	Date:
Inventor:	Date:
Witness, Read, and Understood by:	Date:
Received from < 8104980673 > at 12/11/01 5:22:24 PM [Eastern Standard Time]	Dare:

EXHIBIT C



September 13, 1999

Andrew D. Fortney, Ph.D., Esq. CYPRESS SEMICONDUCTOR CORP. 3939 N. First Street San Jose, CA 95134

Mr. Christopher Maiorana Christopher P. Maiorana, P.C. 21643 E. Nine Mile Road, Suite A St. Clair Shores, Michigan 48080

> RE: New U.S. Patent Applications Our Refs: CD99047 and CD99067

Dear Chris:

Please find enclosed an invention disclosure by Cypress employees Timothy M. Lacey, David L. Johnson and Jeffery Mark Marshall entitled IMPROVED PROGRAMMABLE LOGIC DEVICE. (I would like to delete the word "Improved" from the title.) The invention was presented at a patent review meeting at Cypress. The consensus was that at least two ideas therein are patentable. We would appreciate your preparation of two full applications to file with the Patent and Trademark Office, one directed to the overall architecture, and one directed to the "channel memory" aspect.

Please contact Tim (phone: The plane) to clarify points in the accompanying paperwork and discuss strategies for drafting the applications. Please copy me all correspondence sent to the inventors. We would also like you to review the invention disclosure for additional patentable subject matter. Copies of other patent applications filed on various aspects of this project (the "Delta 39K" PLD) are being sent separately. Please review the pending applications and provide me with a list of those subject matter topics in the enclosed invention disclosure for which we could pursue patent protection.

Please note that we have set a budget of for the preparation of each application and for the list of other patent topics. Please contact me if you think you may exceed the budget. Our goals are to receive a first draft within about 6 weeks and to file each application within 13 weeks. Thank you for your cooperation with our efforts.

Sincerely,

FAX COPY RECEIVED

DEC 1 1 2001

Andrew D. Foriney, Ph.D., Esq.

TECHNOLOGY CENTER 2800

Senior Corporate Counsel/Director of Intellectual Property

Enclosures: Invention Disclosure; references

cc (letter only): Paul Keswick, Tim Lacey, David Johnson, Mark Marshall, Jack Berg



LAW OFFICES

CHRISTOPHER P. MAIORANA, P.C.

24025 GREATER MACK, SUITE 200 St. Clair Shores, Michigan 48080

CHRISTOPHER P. MAIORANA ROHERT M. MILLER THOMAS W. SAUR JOHN J. IGNATOWSKI

(586) 498-0670 Fax (586) 498-0673 PATENTS, TRADEMARKS & COPYRIGHTS

	FACSIMILE MESSAGE			
	FACSIMILE MESSAGE			
TO:	Examiner A. Tran			
COMPANY:	U.S. Patent and Trademark Office			
RE:	Scrial No.: 09/475,879 - Filed: December 30, 1999			
FILE NO.:	0325.00292			
FAX NO.:	(703) 872-9319	<u> </u>		
FROM:	Robert M. Miller, Esq.			
DATE:	<u>December 11, 2001</u> TIME:			
	TOTAL NUMBER OF PAGES 54 (including cover sheet)			
If you do <u>not</u> re	eceive any of these pages, please telephone us at (586) 498-0670 <u>or</u> telefax us at (246VX36CQ1	γ	RECEIVE
<u>COMMENTS:</u>	<u>:</u>	DEC	1	1 2001
Enclosed is t	the following:	TECHNOLO	OGY	CENTER 2800
	Amendment After Final (19 pages);			

The information contained in this facsimile message is privileged and confidential information intended only for the individual or entity named above. If the reader of this message is not the intended recipient (or the employee or agent responsible for delivering this message to the intended recipient), you are hereby notified that any dissemination, distribution or copying of this communication is strictly prohibited. If you have received this communication in error, please immediately notify us by telephone and return the original communication to us at the above address via the U.S. Mail. Thank you.

Declaration of Timothy M. Lacey with attachments (17 pages); and Declaration of David L. Johnson with attachments (17 pages).